2024-01-16 02:09:37 +03:00
|
|
|
#include <furi_hal_serial.h>
|
|
|
|
#include "furi_hal_serial_types_i.h"
|
|
|
|
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <stm32wbxx_ll_lpuart.h>
|
|
|
|
#include <stm32wbxx_ll_usart.h>
|
|
|
|
#include <stm32wbxx_ll_rcc.h>
|
|
|
|
#include <stm32wbxx_ll_dma.h>
|
|
|
|
#include <furi_hal_resources.h>
|
|
|
|
#include <furi_hal_interrupt.h>
|
|
|
|
#include <furi_hal_bus.h>
|
|
|
|
|
|
|
|
#include <furi.h>
|
|
|
|
|
|
|
|
#define FURI_HAL_SERIAL_USART_OVERSAMPLING LL_USART_OVERSAMPLING_16
|
|
|
|
|
|
|
|
#define FURI_HAL_SERIAL_USART_DMA_INSTANCE (DMA1)
|
|
|
|
#define FURI_HAL_SERIAL_USART_DMA_CHANNEL (LL_DMA_CHANNEL_6)
|
|
|
|
|
|
|
|
#define FURI_HAL_SERIAL_LPUART_DMA_INSTANCE (DMA1)
|
|
|
|
#define FURI_HAL_SERIAL_LPUART_DMA_CHANNEL (LL_DMA_CHANNEL_7)
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
uint8_t* buffer_rx_ptr;
|
|
|
|
size_t buffer_rx_index_write;
|
|
|
|
size_t buffer_rx_index_read;
|
|
|
|
bool enabled;
|
|
|
|
FuriHalSerialHandle* handle;
|
|
|
|
FuriHalSerialAsyncRxCallback rx_byte_callback;
|
|
|
|
FuriHalSerialDmaRxCallback rx_dma_callback;
|
|
|
|
void* context;
|
|
|
|
} FuriHalSerial;
|
|
|
|
|
2024-01-16 12:18:56 +03:00
|
|
|
typedef void (*FuriHalSerialControlFunc)(USART_TypeDef*);
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
USART_TypeDef* periph;
|
|
|
|
GpioAltFn alt_fn;
|
|
|
|
const GpioPin* gpio[FuriHalSerialDirectionMax];
|
|
|
|
FuriHalSerialControlFunc enable[FuriHalSerialDirectionMax];
|
|
|
|
FuriHalSerialControlFunc disable[FuriHalSerialDirectionMax];
|
|
|
|
} FuriHalSerialConfig;
|
|
|
|
|
|
|
|
static const FuriHalSerialConfig furi_hal_serial_config[FuriHalSerialIdMax] = {
|
|
|
|
[FuriHalSerialIdUsart] =
|
|
|
|
{
|
|
|
|
.periph = USART1,
|
|
|
|
.alt_fn = GpioAltFn7USART1,
|
|
|
|
.gpio =
|
|
|
|
{
|
|
|
|
[FuriHalSerialDirectionTx] = &gpio_usart_tx,
|
|
|
|
[FuriHalSerialDirectionRx] = &gpio_usart_rx,
|
|
|
|
},
|
|
|
|
.enable =
|
|
|
|
{
|
|
|
|
[FuriHalSerialDirectionTx] = LL_USART_EnableDirectionTx,
|
|
|
|
[FuriHalSerialDirectionRx] = LL_USART_EnableDirectionRx,
|
|
|
|
},
|
|
|
|
.disable =
|
|
|
|
{
|
|
|
|
[FuriHalSerialDirectionTx] = LL_USART_DisableDirectionTx,
|
|
|
|
[FuriHalSerialDirectionRx] = LL_USART_DisableDirectionRx,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
[FuriHalSerialIdLpuart] =
|
|
|
|
{
|
|
|
|
.periph = LPUART1,
|
|
|
|
.alt_fn = GpioAltFn8LPUART1,
|
|
|
|
.gpio =
|
|
|
|
{
|
|
|
|
[FuriHalSerialDirectionTx] = &gpio_ext_pc1,
|
|
|
|
[FuriHalSerialDirectionRx] = &gpio_ext_pc0,
|
|
|
|
},
|
|
|
|
.enable =
|
|
|
|
{
|
|
|
|
[FuriHalSerialDirectionTx] = LL_LPUART_EnableDirectionTx,
|
|
|
|
[FuriHalSerialDirectionRx] = LL_LPUART_EnableDirectionRx,
|
|
|
|
},
|
|
|
|
.disable =
|
|
|
|
{
|
|
|
|
[FuriHalSerialDirectionTx] = LL_LPUART_DisableDirectionTx,
|
|
|
|
[FuriHalSerialDirectionRx] = LL_LPUART_DisableDirectionRx,
|
|
|
|
},
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2024-01-16 02:09:37 +03:00
|
|
|
static FuriHalSerial furi_hal_serial[FuriHalSerialIdMax] = {0};
|
|
|
|
|
|
|
|
static size_t furi_hal_serial_dma_bytes_available(FuriHalSerialId ch);
|
|
|
|
|
|
|
|
static void furi_hal_serial_async_rx_configure(
|
|
|
|
FuriHalSerialHandle* handle,
|
|
|
|
FuriHalSerialAsyncRxCallback callback,
|
|
|
|
void* context);
|
|
|
|
|
|
|
|
static void furi_hal_serial_usart_irq_callback(void* context) {
|
|
|
|
UNUSED(context);
|
|
|
|
|
|
|
|
FuriHalSerialRxEvent event = 0;
|
|
|
|
// Notification flags
|
|
|
|
if(USART1->ISR & USART_ISR_RXNE_RXFNE) {
|
|
|
|
event |= FuriHalSerialRxEventData;
|
|
|
|
}
|
|
|
|
if(USART1->ISR & USART_ISR_IDLE) {
|
|
|
|
USART1->ICR = USART_ICR_IDLECF;
|
|
|
|
event |= FuriHalSerialRxEventIdle;
|
|
|
|
}
|
|
|
|
// Error flags
|
|
|
|
if(USART1->ISR & USART_ISR_ORE) {
|
|
|
|
USART1->ICR = USART_ICR_ORECF;
|
|
|
|
event |= FuriHalSerialRxEventOverrunError;
|
|
|
|
}
|
|
|
|
if(USART1->ISR & USART_ISR_NE) {
|
|
|
|
USART1->ICR = USART_ICR_NECF;
|
|
|
|
event |= FuriHalSerialRxEventNoiseError;
|
|
|
|
}
|
|
|
|
if(USART1->ISR & USART_ISR_FE) {
|
|
|
|
USART1->ICR = USART_ICR_FECF;
|
|
|
|
event |= FuriHalSerialRxEventFrameError;
|
|
|
|
}
|
|
|
|
if(USART1->ISR & USART_ISR_PE) {
|
|
|
|
USART1->ICR = USART_ICR_PECF;
|
|
|
|
event |= FuriHalSerialRxEventFrameError;
|
|
|
|
}
|
|
|
|
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_ptr == NULL) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdUsart].rx_byte_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].rx_byte_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].handle,
|
|
|
|
event,
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].context);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdUsart].rx_dma_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].rx_dma_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].handle,
|
|
|
|
event,
|
|
|
|
furi_hal_serial_dma_bytes_available(FuriHalSerialIdUsart),
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].context);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_usart_dma_rx_isr(void* context) {
|
|
|
|
UNUSED(context);
|
|
|
|
#if FURI_HAL_SERIAL_USART_DMA_CHANNEL == LL_DMA_CHANNEL_6
|
|
|
|
if(LL_DMA_IsActiveFlag_HT6(FURI_HAL_SERIAL_USART_DMA_INSTANCE)) {
|
|
|
|
LL_DMA_ClearFlag_HT6(FURI_HAL_SERIAL_USART_DMA_INSTANCE);
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_index_write =
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE -
|
|
|
|
LL_DMA_GetDataLength(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
if((furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_index_read >
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_index_write) ||
|
|
|
|
(furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_index_read <
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE / 4)) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdUsart].rx_dma_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].rx_dma_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].handle,
|
|
|
|
FuriHalSerialRxEventData,
|
|
|
|
furi_hal_serial_dma_bytes_available(FuriHalSerialIdUsart),
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].context);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
} else if(LL_DMA_IsActiveFlag_TC6(FURI_HAL_SERIAL_USART_DMA_INSTANCE)) {
|
|
|
|
LL_DMA_ClearFlag_TC6(FURI_HAL_SERIAL_USART_DMA_INSTANCE);
|
|
|
|
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_index_read <
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE * 3 / 4) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdUsart].rx_dma_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].rx_dma_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].handle,
|
|
|
|
FuriHalSerialRxEventData,
|
|
|
|
furi_hal_serial_dma_bytes_available(FuriHalSerialIdUsart),
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].context);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#error Update this code. Would you kindly?
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_usart_init_dma_rx(void) {
|
|
|
|
/* USART1_RX_DMA Init */
|
|
|
|
furi_check(furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_ptr == NULL);
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_index_write = 0;
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_index_read = 0;
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_ptr = malloc(FURI_HAL_SERIAL_DMA_BUFFER_SIZE);
|
|
|
|
LL_DMA_SetMemoryAddress(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_CHANNEL,
|
|
|
|
(uint32_t)furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_ptr);
|
|
|
|
LL_DMA_SetPeriphAddress(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_CHANNEL,
|
|
|
|
(uint32_t) & (USART1->RDR));
|
|
|
|
|
|
|
|
LL_DMA_ConfigTransfer(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_CHANNEL,
|
|
|
|
LL_DMA_DIRECTION_PERIPH_TO_MEMORY | LL_DMA_MODE_CIRCULAR | LL_DMA_PERIPH_NOINCREMENT |
|
|
|
|
LL_DMA_MEMORY_INCREMENT | LL_DMA_PDATAALIGN_BYTE | LL_DMA_MDATAALIGN_BYTE |
|
|
|
|
LL_DMA_PRIORITY_HIGH);
|
|
|
|
LL_DMA_SetDataLength(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_CHANNEL,
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE);
|
|
|
|
LL_DMA_SetPeriphRequest(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_CHANNEL,
|
|
|
|
LL_DMAMUX_REQ_USART1_RX);
|
|
|
|
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdDma1Ch6, furi_hal_serial_usart_dma_rx_isr, NULL);
|
|
|
|
|
|
|
|
#if FURI_HAL_SERIAL_USART_DMA_CHANNEL == LL_DMA_CHANNEL_6
|
|
|
|
if(LL_DMA_IsActiveFlag_HT6(FURI_HAL_SERIAL_USART_DMA_INSTANCE))
|
|
|
|
LL_DMA_ClearFlag_HT6(FURI_HAL_SERIAL_USART_DMA_INSTANCE);
|
|
|
|
if(LL_DMA_IsActiveFlag_TC6(FURI_HAL_SERIAL_USART_DMA_INSTANCE))
|
|
|
|
LL_DMA_ClearFlag_TC6(FURI_HAL_SERIAL_USART_DMA_INSTANCE);
|
|
|
|
if(LL_DMA_IsActiveFlag_TE6(FURI_HAL_SERIAL_USART_DMA_INSTANCE))
|
|
|
|
LL_DMA_ClearFlag_TE6(FURI_HAL_SERIAL_USART_DMA_INSTANCE);
|
|
|
|
#else
|
|
|
|
#error Update this code. Would you kindly?
|
|
|
|
#endif
|
|
|
|
|
|
|
|
LL_DMA_EnableIT_TC(FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
LL_DMA_EnableIT_HT(FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
|
|
|
|
LL_DMA_EnableChannel(FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
LL_USART_EnableDMAReq_RX(USART1);
|
|
|
|
|
|
|
|
LL_USART_EnableIT_IDLE(USART1);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_usart_deinit_dma_rx(void) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_ptr != NULL) {
|
|
|
|
LL_DMA_DisableChannel(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
LL_USART_DisableDMAReq_RX(USART1);
|
|
|
|
|
|
|
|
LL_USART_DisableIT_IDLE(USART1);
|
|
|
|
LL_DMA_DisableIT_TC(FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
LL_DMA_DisableIT_HT(FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
|
|
|
|
LL_DMA_ClearFlag_TC6(FURI_HAL_SERIAL_USART_DMA_INSTANCE);
|
|
|
|
LL_DMA_ClearFlag_HT6(FURI_HAL_SERIAL_USART_DMA_INSTANCE);
|
|
|
|
|
|
|
|
LL_DMA_DeInit(FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdDma1Ch6, NULL, NULL);
|
|
|
|
free(furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_ptr);
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].buffer_rx_ptr = NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_usart_init(FuriHalSerialHandle* handle, uint32_t baud) {
|
|
|
|
furi_hal_bus_enable(FuriHalBusUSART1);
|
|
|
|
LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
|
|
|
|
|
|
|
|
furi_hal_gpio_init_ex(
|
|
|
|
&gpio_usart_tx,
|
|
|
|
GpioModeAltFunctionPushPull,
|
|
|
|
GpioPullUp,
|
|
|
|
GpioSpeedVeryHigh,
|
|
|
|
GpioAltFn7USART1);
|
|
|
|
furi_hal_gpio_init_ex(
|
|
|
|
&gpio_usart_rx,
|
|
|
|
GpioModeAltFunctionPushPull,
|
|
|
|
GpioPullUp,
|
|
|
|
GpioSpeedVeryHigh,
|
|
|
|
GpioAltFn7USART1);
|
|
|
|
|
|
|
|
LL_USART_InitTypeDef USART_InitStruct;
|
|
|
|
USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
|
|
|
|
USART_InitStruct.BaudRate = baud;
|
|
|
|
USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
|
|
|
|
USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
|
|
|
|
USART_InitStruct.Parity = LL_USART_PARITY_NONE;
|
|
|
|
USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
|
|
|
|
USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
|
|
|
|
USART_InitStruct.OverSampling = FURI_HAL_SERIAL_USART_OVERSAMPLING;
|
|
|
|
LL_USART_Init(USART1, &USART_InitStruct);
|
|
|
|
LL_USART_EnableFIFO(USART1);
|
|
|
|
LL_USART_ConfigAsyncMode(USART1);
|
|
|
|
|
|
|
|
LL_USART_Enable(USART1);
|
|
|
|
|
|
|
|
while(!LL_USART_IsActiveFlag_TEACK(USART1) || !LL_USART_IsActiveFlag_REACK(USART1))
|
|
|
|
;
|
|
|
|
|
|
|
|
furi_hal_serial_set_br(handle, baud);
|
|
|
|
LL_USART_DisableIT_ERROR(USART1);
|
|
|
|
furi_hal_serial[handle->id].enabled = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_lpuart_irq_callback(void* context) {
|
|
|
|
UNUSED(context);
|
|
|
|
|
|
|
|
FuriHalSerialRxEvent event = 0;
|
|
|
|
// Notification flags
|
|
|
|
if(LPUART1->ISR & USART_ISR_RXNE_RXFNE) {
|
|
|
|
event |= FuriHalSerialRxEventData;
|
|
|
|
}
|
|
|
|
if(LPUART1->ISR & USART_ISR_IDLE) {
|
|
|
|
LPUART1->ICR = USART_ICR_IDLECF;
|
|
|
|
event |= FuriHalSerialRxEventIdle;
|
|
|
|
}
|
|
|
|
// Error flags
|
|
|
|
if(LPUART1->ISR & USART_ISR_ORE) {
|
|
|
|
LPUART1->ICR = USART_ICR_ORECF;
|
|
|
|
event |= FuriHalSerialRxEventOverrunError;
|
|
|
|
}
|
|
|
|
if(LPUART1->ISR & USART_ISR_NE) {
|
|
|
|
LPUART1->ICR = USART_ICR_NECF;
|
|
|
|
event |= FuriHalSerialRxEventNoiseError;
|
|
|
|
}
|
|
|
|
if(LPUART1->ISR & USART_ISR_FE) {
|
|
|
|
LPUART1->ICR = USART_ICR_FECF;
|
|
|
|
event |= FuriHalSerialRxEventFrameError;
|
|
|
|
}
|
|
|
|
if(LPUART1->ISR & USART_ISR_PE) {
|
|
|
|
LPUART1->ICR = USART_ICR_PECF;
|
|
|
|
event |= FuriHalSerialRxEventFrameError;
|
|
|
|
}
|
|
|
|
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_ptr == NULL) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdLpuart].rx_byte_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].rx_byte_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].handle,
|
|
|
|
event,
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].context);
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdLpuart].rx_dma_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].rx_dma_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].handle,
|
|
|
|
event,
|
|
|
|
furi_hal_serial_dma_bytes_available(FuriHalSerialIdLpuart),
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].context);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_lpuart_dma_rx_isr(void* context) {
|
|
|
|
UNUSED(context);
|
|
|
|
#if FURI_HAL_SERIAL_LPUART_DMA_CHANNEL == LL_DMA_CHANNEL_7
|
|
|
|
if(LL_DMA_IsActiveFlag_HT7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE)) {
|
|
|
|
LL_DMA_ClearFlag_HT7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE);
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_index_write =
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE -
|
|
|
|
LL_DMA_GetDataLength(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
if((furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_index_read >
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_index_write) ||
|
|
|
|
(furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_index_read <
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE / 4)) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdLpuart].rx_dma_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].rx_dma_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].handle,
|
|
|
|
FuriHalSerialRxEventData,
|
|
|
|
furi_hal_serial_dma_bytes_available(FuriHalSerialIdLpuart),
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].context);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
} else if(LL_DMA_IsActiveFlag_TC7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE)) {
|
|
|
|
LL_DMA_ClearFlag_TC7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE);
|
|
|
|
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_index_read <
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE * 3 / 4) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdLpuart].rx_dma_callback) {
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].rx_dma_callback(
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].handle,
|
|
|
|
FuriHalSerialRxEventData,
|
|
|
|
furi_hal_serial_dma_bytes_available(FuriHalSerialIdLpuart),
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].context);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
#error Update this code. Would you kindly?
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_lpuart_init_dma_rx(void) {
|
|
|
|
/* LPUART1_RX_DMA Init */
|
|
|
|
furi_check(furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_ptr == NULL);
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_index_write = 0;
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_index_read = 0;
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_ptr = malloc(FURI_HAL_SERIAL_DMA_BUFFER_SIZE);
|
|
|
|
LL_DMA_SetMemoryAddress(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_CHANNEL,
|
|
|
|
(uint32_t)furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_ptr);
|
|
|
|
LL_DMA_SetPeriphAddress(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_CHANNEL,
|
|
|
|
(uint32_t) & (LPUART1->RDR));
|
|
|
|
|
|
|
|
LL_DMA_ConfigTransfer(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_CHANNEL,
|
|
|
|
LL_DMA_DIRECTION_PERIPH_TO_MEMORY | LL_DMA_MODE_CIRCULAR | LL_DMA_PERIPH_NOINCREMENT |
|
|
|
|
LL_DMA_MEMORY_INCREMENT | LL_DMA_PDATAALIGN_BYTE | LL_DMA_MDATAALIGN_BYTE |
|
|
|
|
LL_DMA_PRIORITY_HIGH);
|
|
|
|
LL_DMA_SetDataLength(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_CHANNEL,
|
|
|
|
FURI_HAL_SERIAL_DMA_BUFFER_SIZE);
|
|
|
|
LL_DMA_SetPeriphRequest(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE,
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_CHANNEL,
|
|
|
|
LL_DMAMUX_REQ_LPUART1_RX);
|
|
|
|
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdDma1Ch7, furi_hal_serial_lpuart_dma_rx_isr, NULL);
|
|
|
|
|
|
|
|
#if FURI_HAL_SERIAL_LPUART_DMA_CHANNEL == LL_DMA_CHANNEL_7
|
|
|
|
if(LL_DMA_IsActiveFlag_HT7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE))
|
|
|
|
LL_DMA_ClearFlag_HT7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE);
|
|
|
|
if(LL_DMA_IsActiveFlag_TC7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE))
|
|
|
|
LL_DMA_ClearFlag_TC7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE);
|
|
|
|
if(LL_DMA_IsActiveFlag_TE7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE))
|
|
|
|
LL_DMA_ClearFlag_TE7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE);
|
|
|
|
#else
|
|
|
|
#error Update this code. Would you kindly?
|
|
|
|
#endif
|
|
|
|
|
|
|
|
LL_DMA_EnableIT_TC(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
LL_DMA_EnableIT_HT(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
|
|
|
|
LL_DMA_EnableChannel(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
LL_USART_EnableDMAReq_RX(LPUART1);
|
|
|
|
|
|
|
|
LL_USART_EnableIT_IDLE(LPUART1);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_lpuart_deinit_dma_rx(void) {
|
|
|
|
if(furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_ptr != NULL) {
|
|
|
|
LL_DMA_DisableChannel(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
LL_USART_DisableDMAReq_RX(LPUART1);
|
|
|
|
|
|
|
|
LL_USART_DisableIT_IDLE(LPUART1);
|
|
|
|
LL_DMA_DisableIT_TC(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
LL_DMA_DisableIT_HT(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
|
|
|
|
LL_DMA_ClearFlag_TC7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE);
|
|
|
|
LL_DMA_ClearFlag_HT7(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE);
|
|
|
|
|
|
|
|
LL_DMA_DeInit(FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdDma1Ch7, NULL, NULL);
|
|
|
|
free(furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_ptr);
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].buffer_rx_ptr = NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_lpuart_init(FuriHalSerialHandle* handle, uint32_t baud) {
|
|
|
|
furi_hal_bus_enable(FuriHalBusLPUART1);
|
|
|
|
LL_RCC_SetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE_PCLK1);
|
|
|
|
|
|
|
|
furi_hal_gpio_init_ex(
|
|
|
|
&gpio_ext_pc0,
|
|
|
|
GpioModeAltFunctionPushPull,
|
|
|
|
GpioPullUp,
|
|
|
|
GpioSpeedVeryHigh,
|
|
|
|
GpioAltFn8LPUART1);
|
|
|
|
furi_hal_gpio_init_ex(
|
|
|
|
&gpio_ext_pc1,
|
|
|
|
GpioModeAltFunctionPushPull,
|
|
|
|
GpioPullUp,
|
|
|
|
GpioSpeedVeryHigh,
|
|
|
|
GpioAltFn8LPUART1);
|
|
|
|
|
|
|
|
LL_LPUART_InitTypeDef LPUART_InitStruct;
|
|
|
|
LPUART_InitStruct.PrescalerValue = LL_LPUART_PRESCALER_DIV1;
|
|
|
|
LPUART_InitStruct.BaudRate = baud;
|
|
|
|
LPUART_InitStruct.DataWidth = LL_LPUART_DATAWIDTH_8B;
|
|
|
|
LPUART_InitStruct.StopBits = LL_LPUART_STOPBITS_1;
|
|
|
|
LPUART_InitStruct.Parity = LL_LPUART_PARITY_NONE;
|
|
|
|
LPUART_InitStruct.TransferDirection = LL_LPUART_DIRECTION_TX_RX;
|
|
|
|
LPUART_InitStruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
|
|
|
|
LL_LPUART_Init(LPUART1, &LPUART_InitStruct);
|
|
|
|
LL_LPUART_EnableFIFO(LPUART1);
|
|
|
|
|
|
|
|
LL_LPUART_Enable(LPUART1);
|
|
|
|
|
|
|
|
while(!LL_LPUART_IsActiveFlag_TEACK(LPUART1) || !LL_LPUART_IsActiveFlag_REACK(LPUART1))
|
|
|
|
;
|
|
|
|
|
|
|
|
furi_hal_serial_set_br(handle, baud);
|
|
|
|
LL_LPUART_DisableIT_ERROR(LPUART1);
|
|
|
|
furi_hal_serial[handle->id].enabled = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_init(FuriHalSerialHandle* handle, uint32_t baud) {
|
|
|
|
furi_check(handle);
|
|
|
|
if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
furi_hal_serial_lpuart_init(handle, baud);
|
|
|
|
} else if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
furi_hal_serial_usart_init(handle, baud);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2024-01-16 12:18:56 +03:00
|
|
|
bool furi_hal_serial_is_baud_rate_supported(FuriHalSerialHandle* handle, uint32_t baud) {
|
|
|
|
furi_check(handle);
|
|
|
|
return baud >= 9600UL && baud <= 4000000UL;
|
|
|
|
}
|
|
|
|
|
2024-01-16 02:09:37 +03:00
|
|
|
static uint32_t furi_hal_serial_get_prescaler(FuriHalSerialHandle* handle, uint32_t baud) {
|
|
|
|
uint32_t uartclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
|
|
|
|
uint32_t divisor = (uartclk / baud);
|
|
|
|
uint32_t prescaler = 0;
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(FURI_HAL_SERIAL_USART_OVERSAMPLING == LL_USART_OVERSAMPLING_16) {
|
|
|
|
divisor = (divisor / 16) >> 12;
|
|
|
|
} else {
|
|
|
|
divisor = (divisor / 8) >> 12;
|
|
|
|
}
|
|
|
|
if(divisor < 1) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV1;
|
|
|
|
} else if(divisor < 2) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV2;
|
|
|
|
} else if(divisor < 4) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV4;
|
|
|
|
} else if(divisor < 6) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV6;
|
|
|
|
} else if(divisor < 8) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV8;
|
|
|
|
} else if(divisor < 10) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV10;
|
|
|
|
} else if(divisor < 12) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV12;
|
|
|
|
} else if(divisor < 16) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV16;
|
|
|
|
} else if(divisor < 32) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV32;
|
|
|
|
} else if(divisor < 64) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV64;
|
|
|
|
} else if(divisor < 128) {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV128;
|
|
|
|
} else {
|
|
|
|
prescaler = LL_USART_PRESCALER_DIV256;
|
|
|
|
}
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
divisor >>= 12;
|
|
|
|
if(divisor < 1) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV1;
|
|
|
|
} else if(divisor < 2) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV2;
|
|
|
|
} else if(divisor < 4) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV4;
|
|
|
|
} else if(divisor < 6) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV6;
|
|
|
|
} else if(divisor < 8) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV8;
|
|
|
|
} else if(divisor < 10) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV10;
|
|
|
|
} else if(divisor < 12) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV12;
|
|
|
|
} else if(divisor < 16) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV16;
|
|
|
|
} else if(divisor < 32) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV32;
|
|
|
|
} else if(divisor < 64) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV64;
|
|
|
|
} else if(divisor < 128) {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV128;
|
|
|
|
} else {
|
|
|
|
prescaler = LL_LPUART_PRESCALER_DIV256;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return prescaler;
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_set_br(FuriHalSerialHandle* handle, uint32_t baud) {
|
|
|
|
furi_check(handle);
|
|
|
|
uint32_t prescaler = furi_hal_serial_get_prescaler(handle, baud);
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(LL_USART_IsEnabled(USART1)) {
|
|
|
|
// Wait for transfer complete flag
|
|
|
|
while(!LL_USART_IsActiveFlag_TC(USART1))
|
|
|
|
;
|
|
|
|
LL_USART_Disable(USART1);
|
|
|
|
uint32_t uartclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
|
|
|
|
LL_USART_SetPrescaler(USART1, prescaler);
|
|
|
|
LL_USART_SetBaudRate(
|
|
|
|
USART1, uartclk, prescaler, FURI_HAL_SERIAL_USART_OVERSAMPLING, baud);
|
|
|
|
LL_USART_Enable(USART1);
|
|
|
|
}
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
if(LL_LPUART_IsEnabled(LPUART1)) {
|
|
|
|
// Wait for transfer complete flag
|
|
|
|
while(!LL_LPUART_IsActiveFlag_TC(LPUART1))
|
|
|
|
;
|
|
|
|
LL_LPUART_Disable(LPUART1);
|
|
|
|
uint32_t uartclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
|
|
|
|
LL_LPUART_SetPrescaler(LPUART1, prescaler);
|
|
|
|
LL_LPUART_SetBaudRate(LPUART1, uartclk, prescaler, baud);
|
|
|
|
LL_LPUART_Enable(LPUART1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_deinit(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_hal_serial_async_rx_configure(handle, NULL, NULL);
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(furi_hal_bus_is_enabled(FuriHalBusUSART1)) {
|
|
|
|
furi_hal_bus_disable(FuriHalBusUSART1);
|
|
|
|
}
|
|
|
|
if(LL_USART_IsEnabled(USART1)) {
|
|
|
|
LL_USART_Disable(USART1);
|
|
|
|
}
|
|
|
|
furi_hal_serial_usart_deinit_dma_rx();
|
|
|
|
furi_hal_gpio_init(&gpio_usart_tx, GpioModeAnalog, GpioPullNo, GpioSpeedLow);
|
|
|
|
furi_hal_gpio_init(&gpio_usart_rx, GpioModeAnalog, GpioPullNo, GpioSpeedLow);
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
if(furi_hal_bus_is_enabled(FuriHalBusLPUART1)) {
|
|
|
|
furi_hal_bus_disable(FuriHalBusLPUART1);
|
|
|
|
}
|
|
|
|
if(LL_LPUART_IsEnabled(LPUART1)) {
|
|
|
|
LL_LPUART_Disable(LPUART1);
|
|
|
|
}
|
|
|
|
furi_hal_serial_lpuart_deinit_dma_rx();
|
|
|
|
furi_hal_gpio_init(&gpio_ext_pc0, GpioModeAnalog, GpioPullNo, GpioSpeedLow);
|
|
|
|
furi_hal_gpio_init(&gpio_ext_pc1, GpioModeAnalog, GpioPullNo, GpioSpeedLow);
|
|
|
|
} else {
|
|
|
|
furi_crash();
|
|
|
|
}
|
|
|
|
furi_hal_serial[handle->id].enabled = false;
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_suspend(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(handle);
|
|
|
|
if(handle->id == FuriHalSerialIdLpuart && LL_LPUART_IsEnabled(LPUART1)) {
|
|
|
|
LL_LPUART_Disable(LPUART1);
|
|
|
|
} else if(handle->id == FuriHalSerialIdUsart && LL_USART_IsEnabled(USART1)) {
|
|
|
|
LL_USART_Disable(USART1);
|
|
|
|
}
|
|
|
|
furi_hal_serial[handle->id].enabled = false;
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_resume(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(handle);
|
|
|
|
if(!furi_hal_serial[handle->id].enabled) {
|
|
|
|
if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
LL_LPUART_Enable(LPUART1);
|
|
|
|
} else if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
LL_USART_Enable(USART1);
|
|
|
|
}
|
|
|
|
furi_hal_serial[handle->id].enabled = true;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_tx(FuriHalSerialHandle* handle, const uint8_t* buffer, size_t buffer_size) {
|
|
|
|
furi_check(handle);
|
2024-03-25 13:53:32 +03:00
|
|
|
|
2024-01-16 02:09:37 +03:00
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(LL_USART_IsEnabled(USART1) == 0) return;
|
|
|
|
|
|
|
|
while(buffer_size > 0) {
|
|
|
|
while(!LL_USART_IsActiveFlag_TXE(USART1))
|
|
|
|
;
|
|
|
|
|
|
|
|
LL_USART_TransmitData8(USART1, *buffer);
|
|
|
|
buffer++;
|
|
|
|
buffer_size--;
|
|
|
|
}
|
|
|
|
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
if(LL_LPUART_IsEnabled(LPUART1) == 0) return;
|
|
|
|
|
|
|
|
while(buffer_size > 0) {
|
|
|
|
while(!LL_LPUART_IsActiveFlag_TXE(LPUART1))
|
|
|
|
;
|
|
|
|
|
|
|
|
LL_LPUART_TransmitData8(LPUART1, *buffer);
|
|
|
|
|
|
|
|
buffer++;
|
|
|
|
buffer_size--;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_tx_wait_complete(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(handle);
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(LL_USART_IsEnabled(USART1) == 0) return;
|
|
|
|
|
|
|
|
while(!LL_USART_IsActiveFlag_TC(USART1))
|
|
|
|
;
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
if(LL_LPUART_IsEnabled(LPUART1) == 0) return;
|
|
|
|
|
|
|
|
while(!LL_LPUART_IsActiveFlag_TC(LPUART1))
|
|
|
|
;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_event_init(FuriHalSerialHandle* handle, bool report_errors) {
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
LL_USART_EnableIT_IDLE(USART1);
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
LL_LPUART_EnableIT_IDLE(LPUART1);
|
|
|
|
}
|
|
|
|
|
|
|
|
if(report_errors) {
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
LL_USART_EnableIT_ERROR(USART1);
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
LL_LPUART_EnableIT_ERROR(LPUART1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_event_deinit(FuriHalSerialHandle* handle) {
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(LL_USART_IsEnabledIT_IDLE(USART1)) LL_USART_DisableIT_IDLE(USART1);
|
|
|
|
if(LL_USART_IsEnabledIT_ERROR(USART1)) LL_USART_DisableIT_ERROR(USART1);
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
if(LL_LPUART_IsEnabledIT_IDLE(LPUART1)) LL_LPUART_DisableIT_IDLE(LPUART1);
|
|
|
|
if(LL_LPUART_IsEnabledIT_ERROR(LPUART1)) LL_LPUART_DisableIT_ERROR(LPUART1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_async_rx_configure(
|
|
|
|
FuriHalSerialHandle* handle,
|
|
|
|
FuriHalSerialAsyncRxCallback callback,
|
|
|
|
void* context) {
|
2024-02-08 15:18:58 +03:00
|
|
|
// Handle must be configured before enabling RX interrupt
|
|
|
|
// as it might be triggered right away on a misconfigured handle
|
|
|
|
furi_hal_serial[handle->id].rx_byte_callback = callback;
|
|
|
|
furi_hal_serial[handle->id].handle = handle;
|
|
|
|
furi_hal_serial[handle->id].rx_dma_callback = NULL;
|
|
|
|
furi_hal_serial[handle->id].context = context;
|
|
|
|
|
2024-01-16 02:09:37 +03:00
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(callback) {
|
|
|
|
furi_hal_serial_usart_deinit_dma_rx();
|
|
|
|
furi_hal_interrupt_set_isr(
|
|
|
|
FuriHalInterruptIdUart1, furi_hal_serial_usart_irq_callback, NULL);
|
|
|
|
LL_USART_EnableIT_RXNE_RXFNE(USART1);
|
|
|
|
} else {
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdUart1, NULL, NULL);
|
|
|
|
furi_hal_serial_usart_deinit_dma_rx();
|
|
|
|
LL_USART_DisableIT_RXNE_RXFNE(USART1);
|
|
|
|
}
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
if(callback) {
|
|
|
|
furi_hal_serial_lpuart_deinit_dma_rx();
|
|
|
|
furi_hal_interrupt_set_isr(
|
|
|
|
FuriHalInterruptIdLpUart1, furi_hal_serial_lpuart_irq_callback, NULL);
|
|
|
|
LL_LPUART_EnableIT_RXNE_RXFNE(LPUART1);
|
|
|
|
} else {
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdLpUart1, NULL, NULL);
|
|
|
|
furi_hal_serial_lpuart_deinit_dma_rx();
|
|
|
|
LL_LPUART_DisableIT_RXNE_RXFNE(LPUART1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_async_rx_start(
|
|
|
|
FuriHalSerialHandle* handle,
|
|
|
|
FuriHalSerialAsyncRxCallback callback,
|
|
|
|
void* context,
|
|
|
|
bool report_errors) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_check(callback);
|
|
|
|
|
|
|
|
furi_hal_serial_event_init(handle, report_errors);
|
|
|
|
furi_hal_serial_async_rx_configure(handle, callback, context);
|
|
|
|
|
|
|
|
// Assign different functions to different UARTs
|
|
|
|
furi_check(
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].rx_byte_callback !=
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].rx_byte_callback);
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_async_rx_stop(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_hal_serial_event_deinit(handle);
|
|
|
|
furi_hal_serial_async_rx_configure(handle, NULL, NULL);
|
|
|
|
}
|
|
|
|
|
2024-02-07 21:13:38 +03:00
|
|
|
bool furi_hal_serial_async_rx_available(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(FURI_IS_IRQ_MODE());
|
2024-03-25 13:53:32 +03:00
|
|
|
furi_check(handle->id < FuriHalSerialIdMax);
|
2024-02-07 21:13:38 +03:00
|
|
|
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
return LL_USART_IsActiveFlag_RXNE_RXFNE(USART1);
|
|
|
|
} else {
|
|
|
|
return LL_LPUART_IsActiveFlag_RXNE_RXFNE(LPUART1);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2024-01-16 02:09:37 +03:00
|
|
|
uint8_t furi_hal_serial_async_rx(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(FURI_IS_IRQ_MODE());
|
2024-03-25 13:53:32 +03:00
|
|
|
furi_check(handle->id < FuriHalSerialIdMax);
|
2024-01-16 02:09:37 +03:00
|
|
|
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
return LL_USART_ReceiveData8(USART1);
|
|
|
|
}
|
|
|
|
return LL_LPUART_ReceiveData8(LPUART1);
|
|
|
|
}
|
|
|
|
|
|
|
|
static size_t furi_hal_serial_dma_bytes_available(FuriHalSerialId ch) {
|
|
|
|
size_t dma_remain = 0;
|
|
|
|
if(ch == FuriHalSerialIdUsart) {
|
|
|
|
dma_remain = LL_DMA_GetDataLength(
|
|
|
|
FURI_HAL_SERIAL_USART_DMA_INSTANCE, FURI_HAL_SERIAL_USART_DMA_CHANNEL);
|
|
|
|
} else if(ch == FuriHalSerialIdLpuart) {
|
|
|
|
dma_remain = LL_DMA_GetDataLength(
|
|
|
|
FURI_HAL_SERIAL_LPUART_DMA_INSTANCE, FURI_HAL_SERIAL_LPUART_DMA_CHANNEL);
|
|
|
|
} else {
|
|
|
|
furi_crash();
|
|
|
|
}
|
|
|
|
|
|
|
|
furi_hal_serial[ch].buffer_rx_index_write = FURI_HAL_SERIAL_DMA_BUFFER_SIZE - dma_remain;
|
|
|
|
if(furi_hal_serial[ch].buffer_rx_index_write >= furi_hal_serial[ch].buffer_rx_index_read) {
|
|
|
|
return furi_hal_serial[ch].buffer_rx_index_write -
|
|
|
|
furi_hal_serial[ch].buffer_rx_index_read;
|
|
|
|
} else {
|
|
|
|
return FURI_HAL_SERIAL_DMA_BUFFER_SIZE - furi_hal_serial[ch].buffer_rx_index_read +
|
|
|
|
furi_hal_serial[ch].buffer_rx_index_write;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static uint8_t furi_hal_serial_dma_rx_read_byte(FuriHalSerialHandle* handle) {
|
|
|
|
uint8_t data = 0;
|
|
|
|
data =
|
|
|
|
furi_hal_serial[handle->id].buffer_rx_ptr[furi_hal_serial[handle->id].buffer_rx_index_read];
|
|
|
|
furi_hal_serial[handle->id].buffer_rx_index_read++;
|
|
|
|
if(furi_hal_serial[handle->id].buffer_rx_index_read >= FURI_HAL_SERIAL_DMA_BUFFER_SIZE) {
|
|
|
|
furi_hal_serial[handle->id].buffer_rx_index_read = 0;
|
|
|
|
}
|
|
|
|
return data;
|
|
|
|
}
|
|
|
|
|
|
|
|
size_t furi_hal_serial_dma_rx(FuriHalSerialHandle* handle, uint8_t* data, size_t len) {
|
|
|
|
furi_check(FURI_IS_IRQ_MODE());
|
2024-03-25 13:53:32 +03:00
|
|
|
furi_check(furi_hal_serial[handle->id].buffer_rx_ptr != NULL);
|
2024-01-16 02:09:37 +03:00
|
|
|
size_t i = 0;
|
|
|
|
size_t available = furi_hal_serial_dma_bytes_available(handle->id);
|
|
|
|
if(available < len) {
|
|
|
|
len = available;
|
|
|
|
}
|
|
|
|
for(i = 0; i < len; i++) {
|
|
|
|
data[i] = furi_hal_serial_dma_rx_read_byte(handle);
|
|
|
|
}
|
|
|
|
return i;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void furi_hal_serial_dma_configure(
|
|
|
|
FuriHalSerialHandle* handle,
|
|
|
|
FuriHalSerialDmaRxCallback callback,
|
|
|
|
void* context) {
|
|
|
|
furi_check(handle);
|
|
|
|
|
|
|
|
if(handle->id == FuriHalSerialIdUsart) {
|
|
|
|
if(callback) {
|
|
|
|
furi_hal_serial_usart_init_dma_rx();
|
|
|
|
furi_hal_interrupt_set_isr(
|
|
|
|
FuriHalInterruptIdUart1, furi_hal_serial_usart_irq_callback, NULL);
|
|
|
|
} else {
|
|
|
|
LL_USART_DisableIT_RXNE_RXFNE(USART1);
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdUart1, NULL, NULL);
|
|
|
|
furi_hal_serial_usart_deinit_dma_rx();
|
|
|
|
}
|
|
|
|
} else if(handle->id == FuriHalSerialIdLpuart) {
|
|
|
|
if(callback) {
|
|
|
|
furi_hal_serial_lpuart_init_dma_rx();
|
|
|
|
furi_hal_interrupt_set_isr(
|
|
|
|
FuriHalInterruptIdLpUart1, furi_hal_serial_lpuart_irq_callback, NULL);
|
|
|
|
} else {
|
|
|
|
LL_LPUART_DisableIT_RXNE_RXFNE(LPUART1);
|
|
|
|
furi_hal_interrupt_set_isr(FuriHalInterruptIdLpUart1, NULL, NULL);
|
|
|
|
furi_hal_serial_lpuart_deinit_dma_rx();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
furi_hal_serial[handle->id].rx_byte_callback = NULL;
|
|
|
|
furi_hal_serial[handle->id].handle = handle;
|
|
|
|
furi_hal_serial[handle->id].rx_dma_callback = callback;
|
|
|
|
furi_hal_serial[handle->id].context = context;
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_dma_rx_start(
|
|
|
|
FuriHalSerialHandle* handle,
|
|
|
|
FuriHalSerialDmaRxCallback callback,
|
|
|
|
void* context,
|
|
|
|
bool report_errors) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_check(callback);
|
|
|
|
|
|
|
|
furi_hal_serial_event_init(handle, report_errors);
|
|
|
|
furi_hal_serial_dma_configure(handle, callback, context);
|
|
|
|
|
|
|
|
// Assign different functions to different UARTs
|
|
|
|
furi_check(
|
|
|
|
furi_hal_serial[FuriHalSerialIdUsart].rx_dma_callback !=
|
|
|
|
furi_hal_serial[FuriHalSerialIdLpuart].rx_dma_callback);
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_dma_rx_stop(FuriHalSerialHandle* handle) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_hal_serial_event_deinit(handle);
|
|
|
|
furi_hal_serial_dma_configure(handle, NULL, NULL);
|
|
|
|
}
|
2024-01-16 12:18:56 +03:00
|
|
|
|
|
|
|
void furi_hal_serial_enable_direction(
|
|
|
|
FuriHalSerialHandle* handle,
|
|
|
|
FuriHalSerialDirection direction) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_check(handle->id < FuriHalSerialIdMax);
|
|
|
|
furi_check(direction < FuriHalSerialDirectionMax);
|
|
|
|
|
|
|
|
USART_TypeDef* periph = furi_hal_serial_config[handle->id].periph;
|
|
|
|
furi_hal_serial_config[handle->id].enable[direction](periph);
|
|
|
|
|
|
|
|
const GpioPin* gpio = furi_hal_serial_config[handle->id].gpio[direction];
|
|
|
|
const GpioAltFn alt_fn = furi_hal_serial_config[handle->id].alt_fn;
|
|
|
|
|
|
|
|
furi_hal_gpio_init_ex(
|
|
|
|
gpio, GpioModeAltFunctionPushPull, GpioPullUp, GpioSpeedVeryHigh, alt_fn);
|
|
|
|
}
|
|
|
|
|
|
|
|
void furi_hal_serial_disable_direction(
|
|
|
|
FuriHalSerialHandle* handle,
|
|
|
|
FuriHalSerialDirection direction) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_check(handle->id < FuriHalSerialIdMax);
|
|
|
|
furi_check(direction < FuriHalSerialDirectionMax);
|
|
|
|
|
|
|
|
USART_TypeDef* periph = furi_hal_serial_config[handle->id].periph;
|
|
|
|
furi_hal_serial_config[handle->id].disable[direction](periph);
|
|
|
|
|
|
|
|
const GpioPin* gpio = furi_hal_serial_config[handle->id].gpio[direction];
|
|
|
|
|
|
|
|
furi_hal_gpio_init(gpio, GpioModeAnalog, GpioPullNo, GpioSpeedLow);
|
|
|
|
}
|
|
|
|
|
|
|
|
const GpioPin*
|
|
|
|
furi_hal_serial_get_gpio_pin(FuriHalSerialHandle* handle, FuriHalSerialDirection direction) {
|
|
|
|
furi_check(handle);
|
|
|
|
furi_check(handle->id < FuriHalSerialIdMax);
|
|
|
|
furi_check(direction < FuriHalSerialDirectionMax);
|
|
|
|
|
|
|
|
return furi_hal_serial_config[handle->id].gpio[direction];
|
|
|
|
}
|