GaloisInc/macaw
1
1
Fork 0
mirror of https://github.com/GaloisInc/macaw.git synced 2024-11-24 08:53:12 +03:00
Code Issues Projects Releases Wiki Activity

Bump submodules, adapt to changes in crucible-llvm api.

Browse Source
This commit is contained in:
Brian Huffman 2018-12-18 13:47:51 -08:00
parent 3fc657782d
commit 7e6582fa07
5 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
deps/crucible vendored

@ -1 +1 @@
Subproject commit 0a93de3a8f6e3697818fa1e157029e9cc1b46808
Subproject commit 6720f34b2db2e86512b5c8b469cdd4ccbad1fc3b

2
deps/flexdis86 vendored

@ -1 +1 @@
Subproject commit ac18aaf5fc6f857a9a81ef09956ab1021a3fcb39
Subproject commit 5c4453b0b2c89af2267174bf06b486a9dd6c57a2

2
deps/llvm-pretty vendored

@ -1 +1 @@
Subproject commit 8bbd47cf21379bf699297ebb2f69148c88d0ec72
Subproject commit e05cf3195b0938961cb0d8ecf4b7a4821f0d2673

2
deps/parameterized-utils vendored

@ -1 +1 @@
Subproject commit 2af20d4e1ed93b18503d7e73376fa993ed865357
Subproject commit 045e90c564c7839667ff92274d442a343b76d168

3
symbolic/src/Data/Macaw/Symbolic/MemOps.hs
View File

@ -513,7 +513,8 @@ doWriteMem st mvar globs w (BVMemRepr bytes endian) ptr0 val =
let ?ptrWidth = M.addrWidthNatRepr w
let v0 = regValue val
v = LLVMValInt (ptrBase v0) (asBits v0)
mem1 <- storeRaw sym mem ptr ty v
let alignment = 0 -- default to byte alignment (FIXME)
mem1 <- storeRaw sym mem ptr ty alignment v
return ((), setMem st mvar mem1)
--------------------------------------------------------------------------------