Unified-Daughterboard/UDB-C-Legacy
1
1
Fork 0
mirror of https://github.com/Unified-Daughterboard/UDB-C-Legacy.git synced 2024-07-07 02:56:21 +03:00
Code Issues Packages Projects Releases Wiki Activity
master
UDB-C-Legacy/Design Resources/C3
History
bluepylons 9f7f99732a Added "modified by" field in the title block
2020-10-17 02:43:03 -04:00
..
C3-Dimens.png Initial proposed version 2020-03-22 20:49:17 -03:00
Example Implementation Model.step Create Example Implementation Model.step 2020-03-30 12:59:04 +09:00
fillable-JST-cable-drawing-with-sleeve.pdf Added "modified by" field in the title block 2020-10-17 02:43:03 -04:00
fillable-JST-cable-drawing.pdf Added "modified by" field in the title block 2020-10-17 02:43:03 -04:00
jst-correct.png Add cable reference 2020-07-02 21:52:21 +09:00
jst-incorrect.png Add cable reference 2020-07-02 21:52:21 +09:00
Pinout-JST-4.jpg Initial proposed version 2020-03-22 20:49:17 -03:00
README.md Initial proposed version 2020-03-22 20:49:17 -03:00
Unified-Daughterboard-schematic.pdf Initial proposed version 2020-03-22 20:49:17 -03:00
Unified-Daughterboard.step Update 3D model 2020-03-30 12:44:41 +09:00

README.md

Info for designers

  • The production data is in the Production folder, including a prepared Elecrow production dataset.
  • The pinout is as shown in Pinout-JST-4.jpg. The same pinout is to be followed on the mainboard side.
  • The cable used to connect the daughterboard and mainboard must be a one-to-one cable.
  • A 3D model is provided in step format. This can be imported into CAD programs for accurate modelling.
  • The screws used to secure the daughterboard are M2 spec.