Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter, and language server. Signed-off-by: Henner Zeller <h.zeller@acm.org>
