roc-lang/roc
1
1
Fork 0
mirror of https://github.com/roc-lang/roc.git synced 2024-09-22 08:17:40 +03:00
Code Issues Packages Projects Releases Wiki Activity

Remove dst_reg duplicate

Browse Source
This commit is contained in:
satotake 2021-12-08 10:47:20 +00:00 committed by GitHub
parent c3f0731bf5
commit 65e5a3929d
1 changed files with 1 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
compiler/gen_dev/src/generic64/mod.rs
View File

@ -848,12 +848,12 @@ impl<
arg_layout: &Layout<'a>, arg_layout: &Layout<'a>,
ret_layout: &Layout<'a>, ret_layout: &Layout<'a>,
) { ) {
let dst_reg = self.claim_float_reg(dst);
match (arg_layout, ret_layout) { match (arg_layout, ret_layout) {
( (
Layout::Builtin(Builtin::Int(IntWidth::I32 | IntWidth::I64)), Layout::Builtin(Builtin::Int(IntWidth::I32 | IntWidth::I64)),
Layout::Builtin(Builtin::Float(FloatWidth::F64)), Layout::Builtin(Builtin::Float(FloatWidth::F64)),
) => { ) => {
let dst_reg = self.claim_float_reg(dst);
let src_reg = self.load_to_general_reg(src); let src_reg = self.load_to_general_reg(src);
ASM::to_float_freg64_reg64(&mut self.buf, dst_reg, src_reg); ASM::to_float_freg64_reg64(&mut self.buf, dst_reg, src_reg);
} }
@ -861,7 +861,6 @@ impl<
Layout::Builtin(Builtin::Int(IntWidth::I32 | IntWidth::I64)), Layout::Builtin(Builtin::Int(IntWidth::I32 | IntWidth::I64)),
Layout::Builtin(Builtin::Float(FloatWidth::F32)), Layout::Builtin(Builtin::Float(FloatWidth::F32)),
) => { ) => {
let dst_reg = self.claim_float_reg(dst);
let src_reg = self.load_to_general_reg(src); let src_reg = self.load_to_general_reg(src);
ASM::to_float_freg32_reg64(&mut self.buf, dst_reg, src_reg); ASM::to_float_freg32_reg64(&mut self.buf, dst_reg, src_reg);
} }
@ -869,7 +868,6 @@ impl<
Layout::Builtin(Builtin::Float(FloatWidth::F64)), Layout::Builtin(Builtin::Float(FloatWidth::F64)),
Layout::Builtin(Builtin::Float(FloatWidth::F32)), Layout::Builtin(Builtin::Float(FloatWidth::F32)),
) => { ) => {
let dst_reg = self.claim_float_reg(dst);
let src_reg = self.load_to_float_reg(src); let src_reg = self.load_to_float_reg(src);
ASM::to_float_freg32_freg64(&mut self.buf, dst_reg, src_reg); ASM::to_float_freg32_freg64(&mut self.buf, dst_reg, src_reg);
} }
@ -877,7 +875,6 @@ impl<
Layout::Builtin(Builtin::Float(FloatWidth::F32)), Layout::Builtin(Builtin::Float(FloatWidth::F32)),
Layout::Builtin(Builtin::Float(FloatWidth::F64)), Layout::Builtin(Builtin::Float(FloatWidth::F64)),
) => { ) => {
let dst_reg = self.claim_float_reg(dst);
let src_reg = self.load_to_float_reg(src); let src_reg = self.load_to_float_reg(src);
ASM::to_float_freg64_freg32(&mut self.buf, dst_reg, src_reg); ASM::to_float_freg64_freg32(&mut self.buf, dst_reg, src_reg);
} }
@ -885,7 +882,6 @@ impl<
Layout::Builtin(Builtin::Float(FloatWidth::F64)), Layout::Builtin(Builtin::Float(FloatWidth::F64)),
Layout::Builtin(Builtin::Float(FloatWidth::F64)), Layout::Builtin(Builtin::Float(FloatWidth::F64)),
) => { ) => {
let dst_reg = self.claim_float_reg(dst);
let src_reg = self.load_to_float_reg(src); let src_reg = self.load_to_float_reg(src);
ASM::mov_freg64_freg64(&mut self.buf, dst_reg, src_reg); ASM::mov_freg64_freg64(&mut self.buf, dst_reg, src_reg);
} }
@ -893,7 +889,6 @@ impl<
Layout::Builtin(Builtin::Float(FloatWidth::F32)), Layout::Builtin(Builtin::Float(FloatWidth::F32)),
Layout::Builtin(Builtin::Float(FloatWidth::F32)), Layout::Builtin(Builtin::Float(FloatWidth::F32)),
) => { ) => {
let dst_reg = self.claim_float_reg(dst);
let src_reg = self.load_to_float_reg(src); let src_reg = self.load_to_float_reg(src);
ASM::mov_freg64_freg64(&mut self.buf, dst_reg, src_reg); ASM::mov_freg64_freg64(&mut self.buf, dst_reg, src_reg);
} }