roc-lang/roc
1
1
Fork 0
mirror of https://github.com/roc-lang/roc.git synced 2024-09-21 07:49:17 +03:00
Code Issues Packages Projects Releases Wiki Activity

add mov_reg32_base32_offset32

Browse Source
This commit is contained in:
Folkert 2023-02-11 13:52:56 +01:00
parent 541039f700
commit 6ecafb85a4
No known key found for this signature in database
GPG Key ID: 1F17F6FFD112B97C
1 changed files with 39 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

39
crates/compiler/gen_dev/src/generic64/x86_64.rs
View File

@ -2071,6 +2071,29 @@ fn mov_reg64_base64_offset32(
buf.extend(offset.to_le_bytes());
}
/// `MOV r/m32,r32` -> Move r32 to r/m32.
#[inline(always)]
fn mov_reg32_base32_offset32(
buf: &mut Vec<'_, u8>,
dst: X86_64GeneralReg,
base: X86_64GeneralReg,
offset: i32,
) {
let rex = add_rm_extension(base, REX);
let rex = add_reg_extension(dst, rex);
let dst_mod = (dst as u8 % 8) << 3; // (dst as u8 % 8) << 3;
let base_mod = base as u8 % 8;
buf.reserve(8);
buf.extend([rex, 0x8B, 0x80 | dst_mod | base_mod]);
// Using RSP or R12 requires a secondary index byte.
// if base == X86_64GeneralReg::RSP || base == X86_64GeneralReg::R12 {
if base == X86_64GeneralReg::RSP || base == X86_64GeneralReg::R12 {
buf.push(0x24);
}
buf.extend(offset.to_le_bytes());
}
/// `MOVZX r64,r/m8` -> Move r/m8 with zero extention to r64, where m8 references a base + offset.
#[inline(always)]
fn movzx_reg64_base8_offset32(
@ -2855,6 +2878,22 @@ mod tests {
);
}
#[test]
fn test_mov_reg32_base32_offset32() {
disassembler_test!(
mov_reg32_base32_offset32,
|reg1, reg2, imm| format!(
"mov {}, dword ptr [{} + 0x{:x}]",
X86_64GeneralReg::low_32bits_string(&reg1),
reg2,
imm
),
ALL_GENERAL_REGS,
ALL_GENERAL_REGS,
[TEST_I32]
);
}
#[test]
fn test_mov_base64_offset32_reg64() {
disassembler_test!(