on acd550c help sign in
streamly/test
2 files
../ Main.hsrename InterleavedT=>CoserialT, AParallelT=>CoparallelT Prop.hsrename interleave=>coserial, aparallel=>coparallel